Divide the unsigned 32-bit values in xs1 and xs2, and store the sign-extended result in xd. The remainder is discarded. If the value in xs2 is zero, xd is written with all 1s.
divuw xd, xs1, xs2
Type: R
open divuw in rvcodecjs